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A Novel High Frequency Current-Driven
Synchronous Rectifier Applicable to Most Switching
Topologies
Xuefei Xie, Student Member, IEEE, Joe Chui Pong Liu, Member, IEEE, Franki N. K. Poon, Member, IEEE, and
Man Hay Pong, Senior Member, IEEE
Abstract—A novel current-driven synchronous rectifier is
presented in this paper. With the help of current sensing energy
recovery circuit, the proposed current-driven synchronous recti-
fier can operate at high switching frequency with high efficiency.
Compared with those voltage-driven synchronous rectification
solutions, this current-driven synchronous rectifier has several
outstanding characteristics. It can be easily applied to most
switching topologies like an ideal diode. Constant gate drive
voltage can be obtained regardless of line and load fluctuation.
This makes it desirable in high input range application. Con-
verters designed with this synchronous rectifier are also capable
of being connected in parallel without taking the risk of reverse
power sinking. Principle of operation is given in the paper. A series
of experiments verify the analysis and demonstrate the merits.
Index Terms—Current-driven, low voltage high current, syn-
chronous rectification, voltage-driven.
I. INTRODUCTION
THERE are ever-increasing demands in telecommunicationsystem and computer equipment for low voltage, high cur-
rent power supplies. To lower the severer rectification loss as-
sociated with low voltage and high current, synchronous rec-
tifier (SR) is commonly used to replace conventional schottky
diode as rectification component. The major difficulty in syn-
chronous rectification technique is the gate drive design. Gener-
ally speaking, this SR drive signal can be obtained through two
ways, self-derived and external-controlled. Self-derived method
develops SR gate drive signal by detecting either the current
flowing through SR [1]–[3] or the voltage drop across a SR
[4]–[6]. External-controlled method develops a SR drive signal
from the voltage signal that exists in the switching topology
and coincides with the desired drive timing. It is also called
voltage-driven or self-driven method. Many researchers did a
lot of work in voltage-driven synchronous rectification [7]–[23].
Circuit implementation and operation are generally known. The
salient advantage of these voltage-driven SR solutions is simple.
Nevertheless, they do have some weaknesses as listed below:
1) Different switching topologies need different
voltage-driven SR solutions. Forward, flyback,
half-bridge center tap or current doubler, each needs its
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specific drive method [7]–[19]. Design becomes more
complicate in some operation modes, such as discontin-
uous mode, or in some topologies, such as symmetric
drive half-bridge center tap or current doubler.
2) Gate drive voltage of voltage-driven SR is proportional
to the input voltage. This input voltage range has to be
limited in order to drive a SR properly. However, there do
exist cases that demand wider input voltage variation. For
example, in a universal input ac/dc system, input voltage
varies from 85 Vac to 275 Vac. Another case is in dc/dc
telecommunication system, where sometimes the input of
18 V 72 V is required. In these applications, driving a
SR safely and efficiently at both low line and high line
becomes a great challenge.
3) In most circumstances, voltage-driven SR converter is not
suitable to be connected in parallel [20]–[22]. The simple
reason is that voltage-driven SR is a bi-directional switch
that allows both forward current as well as reverse current
flowing through itself. So converters built with voltage-
driven SR usually can either source or sink power. If they
are connected in parallel so as to increase output power,
there exists the possibility that certain amount of reverse
current flows into some converters while other converters
have to provide extra power to the system. It may easily
cause system failure if this happens.
In this paper, a novel current-driven synchronous rectifier that
aims at circumventing all the above-mentioned weaknesses is
proposed. It makes use of a current transformer to detect SR
current and generate drive signal according to the current direc-
tion. When there is forward current flowing through source to
drain of SR, the SR gate turns on. When there is reverse current
trying to flow through drain to source of SR, the SR gate turns
off.
Although the concept of current-driven synchronous rectifier
was proposed more than ten years ago [1], feasible operation fre-
quency reported is low, for example, 100 kHz for a bipolar tran-
sistor SR [2] and 25 kHz for a MOSFET SR [3]. The reported
frequency range and SR performance obviously cannot meet
the requirement of modern power conversion where efficiency
and size are of primary concerns. Fig. 1 shows the block dia-
gram of a conventional current-driven SR. Under conventional
design, current sensing circuit is dissipative. To minimize this
current sensing loss, voltage drop across current sensing part
must be as small as possible. If voltage drop of a SR is 0.1 V
(typical), then voltage drop of current sensing component has
0885–8993/01$10.00 © 2001 IEEE
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Fig. 1. Conventional current-driven synchronous rectifier: (a) block diagram
and (b) implementation.
Fig. 2. Proposed current-driven synchronous rectifier: (a) block diagram and
(b) implementation.
to be significantly smaller than 0.1 V (e.g., 0.01 V, one tenth
of SR drop). The minuscule current signal needs to be magni-
fied to at least 5 V to properly drive a SR. This would require a
very high gain-bandwidth product voltage amplifier when con-
verter operates at high switching frequency. If current sensing
and voltage amplifying circuit is implemented with a current
transformer, we will need a current transformer with a very high
turn-ratio (500 : 1 in this example). First, this will make practical
implementation of a current transformer rather awkward. More-
over, low current gain and large leakage effect associated with
a high turn ratio transformer will introduce significant delay at
switching transient and further deteriorate the SR performance.
These explain why conventional current-driven SR is not fea-
sible to operate at high switching frequency.
II. ENERGY RECOVERY CURRENT-DRIVEN
SYNCHRONOUS RECTIFIER
To push up operation frequency of conventional cur-
rent-driven SR, an energy recovery current-driven SR is
proposed as shown in Fig. 2. A power conversion circuit is
added to deliver the current sensing energy to a dc source. By
recovering this sensing energy, current sensing voltage can
be designed even higher than voltage drop of SR while not
introducing too much extra loss. For example, current sensing
voltage can be designed to be 0.5 V, which is five times as high
as the typical 0.1 V SR voltage drop. To convert this current
sensing signal to the same 5 V SR drive voltage, only ten times
voltage amplification is now needed. In other words, a voltage
Fig. 3. Typical rectifier current waveform: (a) discontinuous mode, (b)
continuous mode, forward, flyback, asymmetric drive half-bridge center-tap or
current doubler, (c) symmetric drive half-bridge center-tap or current doubler,
and (d) resonant topologies.
amplifier with the same gain-bandwidth product can operate
at much higher frequency (in this example, 50 times higher
than under conventional design). If current sensing and voltage
amplifying circuit is implemented with a current transformer,
turn ratio of only 10 : 1 can be used. It significantly eases the
design of a current transformer. Smaller turn-ratio also brings
other benefits such as higher current gain and less leakage
effect. All these contribute to implementing a high-frequency
high performance current-driven SR.
Basic operation of this energy recovery current-driven
synchronous rectifier is straightforward. As shown in Fig. 2(b),
when current flows through source to drain of SR and
winding of current transformer, diode conducts and delivers
energy taken in from winding to a dc voltage source. This
dc source can be any dc voltage within a converter. Usually it
is just the converter dc output. Reflected voltage of winding
turns on the SR. As long as SR current continues to flow in
current transformer and the dc voltage is stable, the SR drive
voltage keeps constant regardless of line fluctuation. When
the SR forward current drops to zero and tends to go negative,
diode blocks but diode turns on to reset the magnetizing
energy. Gate voltage of the SR goes negative and the SR shuts
down. Hence no reverse current is allowed to flow through SR.
Characteristic of the proposed current-driven SR is very much
like an ideal diode.
In various switching topologies or under different operation
modes, current shape of a rectifier can be any of the four types
shown in Fig. 3. As can be understood from the following anal-
ysis and then verified by experiments, the proposed current-
driven synchronous rectifier can work properly under all these
current excitation cases. Trapezoidal wave shown in Fig. 3(b)
is the most general case through which we can understand the
mechanism of this proposed current-driven SR.
The circuit model used to study the behavior of this cur-
rent-driven synchronous rectifier is shown in Fig. 4(a). Typ-
ical waveforms are given in Fig. 4(b). Current transformer is
modeled as a perfectly coupled transformer with a magnetizing
inductance at winding. Leakage effect is omitted. SR
MOSFET gate capacitance is taken as a constant. Winding
capacitance merges into gate capacitance as . SR MOSFET
is considered as an ideal switch with propagation delay omitted.
Detailed description of this energy recovery current-driven
synchronous rectifier will be given in the next section. The fol-
lowing merits are highlighted.
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Fig. 4. Current-driven synchronous rectifier: (a) circuit model and (b) critical
waveforms.
1) The proposed current-driven SR can operate at high fre-
quency with high efficiency.
2) The proposed current-driven SR can be applied to most
popular topologies.
3) Constant drive voltage can be obtained during line varia-
tion. This drive voltage can also be programmed through
the adjustment of winding turn-ratio.
4) Converters built with the proposed current-driven SR can
be paralleled without taking the risk of reverse power
sinking.
III. PRINCIPLE OF OPERATION
A. Steady State Analysis
Steady state here represents the operation period when the
current-driven SR is driven fully on or fully off after switching
transition period. As shown in Fig. 5, there are all together three
operating modes during steady state.
On Mode: This mode is shown in Fig. 5(a). SR current flows
into winding of current transformer and the reflected cur-
rent flows out through two paths. One goes through winding
and diode to dc voltage . The other one goes through
winding to magnetizing inductance. Winding and is
clamped by dc source . During this period, magnetizing cur-
rent builds up linearly. The following equations can be obtained:
(1)
on (2)
Fig. 5. Steady state operation of energy recovered current driven SR: (a) on
mode, (b) off mode I, and (c) off mode II.
on
(3)
(4)
(5)
where
peak forward SR current as illustrated in Fig. 4(b);
equivalent duty cycle of this SR;
switching period;
numbers of turn of four windings.
Other parameters are defined as shown in Fig. 4(b).
Gate drive voltage can be programmed by (2). The maximal
magnetizing current can be found by (4). Current transformer
should not saturate at this maximal current. To ensure SR safely
turn on, current in diode should always conduct so as to
clamp SR gate voltage. If magnetizing current goes so high so
that it takes over the whole reflected current, diode will shut
down and gate voltage will resonate back to zero. To avoid this,
from (5)
(6)
From (5) and (6), we can find the minimal magnetizing in-
ductance
(7)
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In a practical design, the maximal magnetizing current is usu-
ally much smaller than the reflected winding current
, so (5) can be simplified as
(8)
OFF Mode I: This mode is shown in Fig. 5(b). When current
flows through SR drops to the point that is insufficient to sustain
magnetizing current, reset winding and diode conduct
and take over magnetizing energy while diode and winding
don’t conduct. Again winding is clamped by . SR drive
voltage is now negative. Magnetizing current decreases linearly
until it reaches zero. There are following equations:
off (9)
off (10)
To ensure magnetic reset, magnetizing current should drop to
zero before the next switching cycle. From (4), (9), (10), we can
get the following constrain for winding turn ratio and duty cycle
(11)
OFF Mode II: This mode is shown in Fig. 5(c). When mag-
netizing current resets to zero, diode blocks. In winding ,
SR gate capacitance resonates with magnetizing inductance.
The SR gate voltage drops to zero and then remains around
zero. Some damping network can be added in practical design
to absorb the excessive resonant energy in case drive voltage
goes beyond SR threshold voltage and falsely triggers the SR
on.
Extra energy loss during steady state is mainly from the cur-
rent flowing through diode . Current transformer itself can
be designed with high efficiency due to magnetizing energy re-
covery. Loss due to current flowing thorough diode can be
neglected because magnetizing energy is usually much smaller
than the current sensing energy
(12)
where is the forward voltage drop of diode .
B. Transient Analysis
Transient analysis describes the SR operation during
switching transition period. This period is short compared with
the switching period but it more or less determines the overall
performance of the SR. Any timing discrepancy between
current and gate drive voltage will introduce either SR body
diode conduction loss or cross-conduction loss. Turn on and
turn off transition is described as follows.
1) Turn On Transient: At turn on transient, a rising current
with slope flows into the SR and current transformer. This
slope is determined by the external applied voltage and the par-
asitic inductance in the rectification loop. As can be shown in
Fig. 6. Turn on transient equivalent circuit: (a) circuit model and critical
waveforms, (b) turn on circuit model, (c) turn on equivalent circuit, and (d)
simplified turn on equivalent circuit.
Fig. 6(a), when this SR current starts to build up, the coupled
current in current transformer first flows out from winding
and charges up SR gate. and windings dont conduct.
Equivalent circuit can be redrawn as Fig. 6(b) and Fig. 6(c).
Solving this second order circuit with zero initial conditions,
we get
(13)
(14)
(15)
Turn on delay time is defined as the time period from
the time when SR current starts to flow into current transformer
to the time SR gate voltage reaches beyond SR threshold voltage
. Turn on time is defined as the time when SR current
starts to build up to the time gate voltage reaches the clamped
voltage
(16)
(17)
Usually SR current rising time is much longer than .
So the case when is shorter than is omitted in the
analysis although it can be found following the same procedure.
Considering that this turn on transient occupies only a small
part of switching period, and magnetizing current cannot build
up instantly within such a short period. The magnetizing induc-
tance with zero initial current can be just taken as open circuit.
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Equivalent circuit can be further simplified as Fig. 6(d). Then
we can get
(18)
(19)
(20)
where is threshold voltage of SR MOSFET.
From the above analysis, we can find that SR gate capacitance
is the critical parameter that would influence turn on delay
time. Smaller gate capacitance will speed up turn on process.
Lower SR MOSFET threshold voltage and higher current slope
rate are also of help to decrease turn on delay time.
It should be noted here that this turn on process is always a
preferable zero-voltage-switching process because body diode
of the SR conducts before the time gate drive voltage is applied.
Body diode conduction loss due to turn on delay can
be expressed as (21). To address the extra loss caused by SR
body diode conduction, SR resistive loss (22) during this turn
on transient should be deducted. Then this extra loss becomes
(21)
(22)
(23)
where is the voltage drop of SR body diode, is
the SR turn on resistance.
2) Turn Off Transient: Turn off transient analysis begins at
the time when current flowing through SR starts to decline at a
rate of and ends at the time when gate voltage goes nega-
tive and is clamped by winding and . As shown in Fig. 7,
there are two operation modes during this transient.
Turn Off Mode I: Circuit diagram is shown in Fig. 7(a).
Diode still conducts and delivers energy to . Gate drive
voltage is clamped by winding and . Current of diode
also drops accordingly with respect to the falling SR current.
Turn Off Mode II: When current in diode drops to zero,
blocks and circuit model changes to Fig. 7(b). Now re-
flected current is less than magnetizing current. There is a reso-
nance in winding between the magnetizing inductance and
gate capacitance.
Critical waveforms during this turn off transient are shown in
Fig. 7(c). is defined as the time period from SR current
starts to drop until this SR current drops to the reflected mag-
netizing current and diode blocks. is defined as the
time period from this point to the time when SR voltage drops
to its threshold voltage. is defined as the duration SR cur-
rent drops from its steady state value to zero. is defined as
the time duration from SR current reaches zero until SR voltage
Fig. 7. Circuit modes and waveforms at turn off transient: (a) turn off mode I,
(b) turn off mode II, and (c) critical waveforms during turn off transient.
drops below its threshold voltage and SR shuts down. It is ob-
vious that
(24)
(25)
(26)
To find , let us consider its equivalent circuit as shown
in Fig. 8(a). It is equivalent to Fig. 8(b). We can get
(27)
(28)
(29)
Taking (4), (25), (26), and (29) into (24), we get
(30)
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Fig. 8. Circuit model at T .
The above analysis can be simplified when we consider the
magnetizing inductance is large and magnetizing current keeps
constant during this transient. As shown in Fig. 8(c), inductance
can be just taken as a current source. Then, we can get
on (31)
on (32)
on
on (33)
on
on (34)
(35)
The SR shut down current is given in (34). Equation (35) rep-
resents the extra loss due to SR turn off delay. It should be noted
that turn off delay time as calculated from (33) is not nec-
essarily positive. When negative is obtained, it means SR
MOSFET channel switches off before the time SR current drops
to zero. In this case, the remaining SR current is carried by its
internal body diode. This might occur in discontinuous conduc-
tion mode operation where , is much smaller than that in con-
tinuous conduction mode.
C. Performance Evaluation
1) Loss Analysis and Efficiency Improvement: From the
above transient analysis, we can find out that the proposed
current-driven synchronous rectifier introduces extra loss
compared with a normal synchronous rectifier with precise
drive timing signal due to the turn on delay, turn off delay and
conduction loss of Diode . This total extra loss is
(36)
where and partly cancel out each other.
Bear in mind that both of these two items are much smaller than
the first and second items so the total extra loss can be simplified
as the SR body diode conduction loss during turn on period plus
the diode conduction loss. From (2), (12), (19), and (21), this
total extra loss can be expressed by
on
(37)
It can be seen that an optimal turn ratio exists to get
the minimal extra loss. This optimal turn ratio can be found by
differentiating (37)
on
(38)
(39)
can be determined from (38). is determined by (2).
And winding is determined by (11). Winding and diode
only carry magnetizing energy. So low power components
can be used.
To further improve the performance of energy recovery cur-
rent-driven synchronous rectifier so that it can be applied at high
frequency, turn on and turn off delay time should be always kept
as small as possible. A driver circuit as shown in Fig. 9 can be
added between the drive winding and SR gate capacitance
to speed up the switching process. A simple - tran-
sistor totem pole driver can fulfill this task. As can be seen from
(19) and (33), a critical parameter that affects both turn on and
turn off delay time is the SR gate capacitance. Surely the smaller
the gate capacitance is, the less the delay time. If the driver has
current gain of , effective input impedance of the driver is then
, hence turn on and turn off time can all be significantly
reduced.
From (39), we can also find out that the minimal extra
loss is dependent to practical component parameters. The SR
MOSFET with low gate charge and logic level threshold will be
beneficial to the reduction of this extra loss. The portion of extra
loss induced by current-driven solution should be reasonably
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Fig. 9. Improve switching transition process with a driver.
small compared to the loss of an ideal synchronous rectifier.
Equations (40) and (41) give the conduction loss of an ideal
SR and an ideal schottky diode, where is the operation duty
cycle and is the forward voltage drop of schottky diode. The
total loss of this proposed current driven SR is represented by
(40)
(41)
(42)
A design example of a 3.3 V/30 A output low voltage, high
current converter is shown here to illustrate the performance of
current-driven SR. Assuming that the typical parameters are as
follow. SR MOSFET has 2 V threshold voltage, 3000 pf input
gate capacitance, 0.8 V body diode voltage drop and 5 m on
resistance. SR is driven fully on at 5 V. Forward voltage drop
of the energy delivery diode is 0.3 V. The operation duty
ratio is 0.5. The current transition time from 0 A to 30 A is 60
ns. The operation frequency is 200 kHz. From these parameters,
we know that this minimal extra loss is only 7.9% of the ideal
SR conduction loss. The total conduction loss is only 53.9% of
the conduction loss when a 0.3 V schottky diode is used
The performance is even better when a driver circuit with 10
times current gain is used. Then this minimal extra loss is only
2.5% of the ideal conduction loss
From the above design parameters, the influence of current
transformer turn ratio on the extra conduction loss can be illus-
Fig. 10. Normalized extra loss at different transformer ratio N3=N1,
compared with an ideal SR.
Fig. 11. Normalized conduction loss of CDSR, ideal SR, and ideal Schottky.
trated as in Fig. 10. The extra loss is normalized according to
the base power of . If we want to keep the extra loss
to be less than 10% of the base power, should be about
25 : 1 or more. The effect of driver circuit can also be clearly
seen from the same figure. Adding a driver can always mini-
mize the extra loss. This is reasonable because the turn on delay
associated loss is smaller when a driver is added. Obviously, the
higher the current gain of driver circuit, the lower the extra loss.
Fig. 11 illustrates the loss comparison of an ideal schottky
diode, an ideal SR, and this proposed current-driven SR. The
base current is the current where forward voltage drop of SR is
equal to the forward drop of schottky. The base power is the ideal
schottky loss power at base current. Here the base current is 0.3
V/5 m 60 A. The base power is 0.3 V 60 A
W. Transformer ratio is chosen at , which is a
tradeoff between the complexity of transformer implementation
and reduction of conduction loss. It can be easily seen that the
ideal SR can always save conduction loss over an ideal schottky
diode when the current is smaller than the base current. The
proposed current-driven SR introduces an extra loss compared
with an ideal SR but it is better than an ideal schottky diode in
most of the current range.
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In general, it is true that the proposed current driven SR intro-
duces extra loss over an ideal SR. But the extra loss is not signifi-
cant under proper current transformer and driver design. Bear in
mind that an ideal SR is nonexistent. Even for a voltage-driven
SR, it is very difficult to drive the turn on and turn off precisely
according to its current. It also has the same turn on/off delay
problem and its associated loss.
2) Effect of Output Ripple Introduced by the Proposed Cur-
rent-Driven SR Solution: In this proposed current-driven syn-
chronous rectification solution. The current sensing energy will
be delivered to the output through the energy recovery winding,
which may affect the output current ripple. In a conventional
forward SR converter, output current ripple can be expressed by
(43)
where is the output inductance.
If the two SR’s in the forward converter are replaced by two
current-driven SR, in the continuous current mode, the output
current ripple can be expressed by
(44)
where
same value as or another designed value;
clamping voltage of freewheeling current driven SR;
duty cycle.
Assuming that the clamp voltage is small compare with ,
through the volt-second principle, we can prove that
(45)
where is the current transformer turn ratio . can
be expressed by (1), then (44) can be expressed
(46)
At the output terminal, the switching ripple is actually the
ripple of choke plus the ripple of energy delivery diode, which is
just in phase while proportional to the choke ripple. So the total
switching ripple is (47), and (48) describes the relative ripple
value for comparison
(47)
(48)
When the same choke is used for the two forward converter,
(48) is simplified as
(49)
For the typical value and ,
(49) is always greater than 1. This means the output ripple will
increase if current-driven SR is used in a forward converter. For
example, , , then . This
shows that the ripple increment is not so significant.
Due to the energy recovery process, the dc current carried by
the output choke is smaller than the conventional forward choke.
It indicates that for the same the size of magnetic component,
a larger inductance value can be obtained. This tends to cancel
out the effect of ripple increment.
Usually the conventional voltage-driven SR converter oper-
ates at continuous current mode even at light load. The pro-
posed current-driven SR can operate at both continuous cur-
rent mode and discontinuous current mode just like a diode. So
at light load, conventional voltage-driven SR will have much
higher ripple than the current-driven SR operating at discontin-
uous current mode.
3) Some Practical Concerns of Current Transformer Imple-
mentation: The proposed current-driven SR solution uses a
current transformer to sense current and provide drive signal
with sensing energy recovery. This inevitably increases the
overall size and cost of a converter. The current transformer is
usually implemented with a small toroid core. It is very cheap
compared with other power components in the converter. The
size of current transformer is mainly determined by the amount
of current sensing power taken in by the transformer. As the
sensing voltage is much smaller than the output voltage, the
sensing power is only a small portion of the total power. For a
3.3 V/30 A power conversion, if the sensing voltage is designed
as 0.3 V, the operation duty is 0.5. Then the sensing power
is 0.3 V 30 A W. If the efficiency of current
transformer is 98%, the loss on the current transformer is only
0.09 W. Practically a small toroid core with dimensions 10 mm
5 mm 2.5 mm can be used to implement this current
transformer.
IV. EXPERIMENTAL DEMONSTRATION
A. Wide Input Range, Continuous and Discontinuous Mode
A flyback current-driven SR converter that operates at 80
kHz switching frequency is built. Input voltage of this con-
verter is from 90 V to 315 V (input range 3.5 : 1), the output
is 5 V with 3 A maximal current. Current transformer is imple-
mented with turn ratio of 3 : 80 : 40 : 8 ( ). A driver cir-
cuit is added between winding and SR gate terminal to speed
up turn on and turn off transient. SR MOSFET is implemented
by HUF76113T3ST (30 m , 30 V, Intersil). Gate capacitance
of this MOSFET is measured through an impedance ana-
lyzer HP4194 under rated frequency and bias current. Current
waveform is measured with Tektronix current probe TCP202.
Figs. 12 and 13 show the waveforms captured when converter
operates at 90 V and 315 V input, 5 V/2.5 A output. It can be
seen clearly that the SR gate voltage properly builds up with
respect to its current. A constant drive voltage of 10 V is ob-
tained at both low line and high line. At low line, the converter
operates at continuous current mode. At high line, the converter
operates at discontinuous current mode. Discontinuous mode is
not easily achievable in a voltage-driven SR converter.
To verify the above analysis, the driver circuit is removed so
that gate capacitance is driven directly by winding. The input
voltage is set at 120 V. Load current varies from 0.5 A to 3 A
full load. Under this input and load range, the flyback converter
operates at CCM under heavy load and DCM under light load.
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Fig. 12. Flyback converter at 90 V low line (CCM).
Fig. 13. Flyback converter at 315 V high line (DCM).
TABLE I
TURN ON DELAY MEASUREMENT
Calculated and measured turn on delay time is shown in Table I.
Current slope is directly measured through current probe.
It should be noted that the current probe has 16 ns propagation
delay and this delay should be taken into consideration in all the
above measurement. The maximal error is less than 10%. With
a NPN-PNP totem pole driver circuit, this turn on delay time
can be significantly reduced. This turn on speed is comparable
to other voltage driven synchronous rectification solutions.
Turn off delay analysis can also be verified following the sim-
ilar procedure. Table II shows the measured . It can be
TABLE II
T MEASUREMENT
TABLE III
T MEASUREMENT
seen that the calculated value is also close to the measured value.
Finally, turn off delay time is also measured and shown
in Table III.
It should be pointed out that when the flyback converter op-
erates at DCM, the SR current slope is determined by the
output voltage and the secondary inductance of the main trans-
former. Hence it is very small. This makes turn off delay time
relatively long. However, this also helps prevent too much ex-
cessive reverse current from flowing through the SR. When the
experimental converter delivers more than 2 A output current,
it operates at CCM. When the converter operates at CCM, the
current slope is determined by the parasitic parameters of
the main transformer so it is much higher than in discontinuous
mode. From (33), we know the turn off delay is also reduced
with respect to. However, from (34), the SR shut down current
also increases with respect to . To make sure the SR can shut
down as fast as possible, turn off delay time must be kept as
small as possible. Adding a driver circuit will significantly speed
up the turn off process. Table III also gives the measured turn
off delay time at both when a NPN_PNP totem pole driver is
added. It can be seen that the turn off delay with a buffer can be
as short as 27 ns at 3 A full load. The exemplified waveforms
at turn off process are shown in Fig. 14(a) and (b). They clearly
illustrate the effect of driver circuit.
In the voltage-driven synchronous rectification, SR is usually
shut down before its current goes zero. SR Body diode then car-
ries the current and cause reverse recovery problem. From com-
ponent datasheet, we know the body diode reverse recovery time
of HUF76113T3ST is 44 ns. Most currently available MOSFET
body diode reverse recovery time falls in the range of 40 120
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Fig. 14. Exemplified turn off waveforms of Flyback converter at 120 V input
5 V/3: (a) w/o driver and (b) with a totem pole driver.
Fig. 15. Current-driven synchronous rectifier module.
ns. With a turn off driver circuit, the turn off delay time of the
proposed current driven SR can at least be comparable to the
body diode of SR. A better driver design with higher current
gain and less propagation delay will shorten the turn off delay
time. The loss associated with the turn off delay is the MOSFET
channel conduction loss and switching loss. It is much smaller
than the body diode conduction loss in a voltage-driven solu-
tion.
B. Current Driven SR in Different Switching Topologies
To demonstrate the fact that the proposed current-driven SR
can be applied in various switching topologies, in the following
experiments, current-driven SR modules as shown in Fig. 15
Fig. 16. Current-driven SR in different switching topologies: (a) forward,
(b) flyback, (c) half-bridge center tap, (d) half-bridge current doubler, and (e)
sinusoidal input full-wave rectification.
are used into different topologies. Applying the current-driven
SR module into a switching topology becomes very easy. The
module has four terminals. Two of which are the anode and
cathode of SR. The left two are energy recovery terminals to
be connected to the dc output. Topologies to be evaluated are
shown in Fig. 16. For fair comparison, all converters operate
at the same 250 kHz switching frequency. Converters shown in
Fig. 16(a)–(d) all have 48 V input, 5 V/10 A output except the
flyback converter whose output is 5 V/5 A. Fig. 17 –Fig. 22
show the critical waveforms of current driven SR forward, fly-
back and half-bridge circuits. Figs. 19 and 21 should be espe-
cially highlighted. With conventional voltage-driven solution, it
is difficult to drive the two SRs in symmetric drive half-bridge
center tap and current doubler topologies. Waveforms of si-
nusoidal input full wave rectification converter are shown in
Fig. 23. Sinusoidal SR current is typical in various resonant
topologies. It cam be seen that SR gate drive voltage can also
be self-derived. A peak current of 3.8 A is observed. This cur-
rent is limited by the available power amplifier.
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Fig. 17. Critical waveforms in a forward converter.
Fig. 18. Critical waveforms in a flyback converter.
Fig. 19. Critical waveforms in a symmetric half-bridge center tap converter.
In all these experiments, drive voltage is self-derived from the
current signal. Current-driven SR module works very much like
a diode rectifier.
Fig. 20. Critical waveforms in an asymmetric half-bridge center tap converter.
Fig. 21. Critical waveforms in a symmetric half-bridge current doubler
converter.
Fig. 22. Critical waveforms in an asymmetric half-bridge current doubler
converter.
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Fig. 23. Critical waveforms in a high frequency full-wave rectification
converter.
Fig. 24. Efficiency of a 250 kHz, 5 V/10 A current-driven SR forward
converter.
C. Efficiency of Current-Driven SR Converters
Although SR modules with the same design parameters are
implemented in a variety of switching topologies, it’s unfair just
to compare the individual efficiency of these converters. Effi-
ciency depends on many parameters such as components se-
lection, PCB layout, and magnetic design. Measured full load
efficiency of a 250 kHz, 50 W current-driven SR forward con-
verter is shown as in Fig. 24. The converter has an input voltage
between 36 V and 72 V. Its output is 5 V with 10 A max-
imal current. A maximal efficiency of 91.7% can be achieved
at low line. The two SR’s are 10 m MTP75N05 (On Semi.).
For comparison, the efficiency of this converter with schottky
diode MBR1045 is also measured. The efficiency improvement
of current-driven SR is 3 5% over the schottky diode.
D. Paralleling of Current-Driven SR Converters
A conventional voltage-driven SR converter is not suitable to
be connected in parallel directly. The reason is that SR MOSFET
is a bi-directional switch that allows both forward and reverse
current flow. If two voltage-driven SR converters are paralleled
together, in some extreme cases, one converter provides power
while the other sinks the power. Usually it may cause a system
failure when this happens. However, if current-driven SR is used
in converter design, no reverse power is allowed to flow into a
converter because of its diode like characteristic.
Fig. 25. Paralleling two current-driven SR converters.
Fig. 26. Current of freewheeling SR in two paralleled forward current-driven
SR converters Ch1: freewheel SR current in converter 1 (5 A/div) Ch2:
freewheel SR current in converter II.
Converter paralleling experiments are performed as follow.
Two 5 V output current-driven SR forward converters are paral-
leled as shown in Fig. 25. Each of them has its independent con-
trol loop. Their input terminals are connected in parallel to the
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48 V line voltage. Their output terminals are connected in par-
allel to a 10 A constant current load. By manually adjusting the
sampling resistor , current share ratio between two converters
can be changed. Current of freewheeling SR’s in the two con-
verters is measured and shown in Fig. 26. In Fig. 26(a), converter
2 provides all output power and converter 1 completely shuts
down. There is no reverse current flowing through converter 1.
In Fig. 26(b), converter 1 operates at discontinuous mode and
converter 2 provides most of the power. In Fig. 26(c), each of
the two converters provides around half of the total power. In
Fig. 26(d), converter 1 provides most of the power while con-
verter 2 works at discontinuous mode. In Fig. 26(e), converter
1 provides all the power to output and convert 2 shuts down. In
all cases, no dangerous reverse power is allowed to flow in any
paralleling connected current-driven SR converter.
V. CONCLUSION
A novel high frequency current-driven synchronous rectifier
is proposed and analyzed. Compared with the existing syn-
chronous rectification solutions, this proposed synchronous
rectifier has several outstanding characteristics.
Firstly, it provides a universal approach to drive a syn-
chronous rectifier in most switching topologies. It is a
four-terminal device with two terminals of anode and cathode
as a diode and the other two connected to dc output. It can be
easily applied in various topologies such as forward, flyback,
half-bridge center tap, half-bridge current doubler and resonant
topologies.
Secondly, the proposed current-driven SR has constant drive
voltage during line voltage variation. This makes it desirable in
high input range application. The SR drive voltage is also easily
programmable by adjusting winding turn ratio.
Thirdly, converters built with this current-driven SR can be
connected in parallel without taking the risk of reverse power
sinking.
These advantages are fully demonstrated through a series of
experiments.
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